

ABSTRACT OF THE DISCLOSURE

1           A memory cache bank prediction unit is provided for use in a processor having a plurality  
2 of memory cache banks. The memory cache bank prediction unit has an input port that receives  
3 an instruction. The memory cache bank prediction unit also has an evaluation unit, coupled to  
4 the input port, that predicts which of the plurality of memory cache banks is associated with the  
5 instruction.